IEEE Standard 1500 Compatible Interconnect Diagnosis for Delay and Crosstalk Faults
نویسندگان
چکیده
منابع مشابه
IEEE Standard 1500 Compatible Oscillation Ring Test Methodology for Interconnect Delay and Crosstalk Detection
A novel oscillation ring (OR) test scheme and architecture for testing interconnects in SOC is proposed and demonstrated. In addition to stuck-at and open faults, this scheme can also detect delay faults and crosstalk glitches, which are otherwise very difficult to be tested under the traditional test schemes. IEEE Std. 1500 wrapper cells are modified to accommodate the test scheme. An efficien...
متن کاملComprehensive Evaluation of Crosstalk and Delay Profiles in VLSI Interconnect Structures with Partially Coupled Lines
In this paper, we present a methodology to explore and evaluate the crosstalk noise and the profile of its variations, and the delay of interconnects through investigation of two groups of interconnect structures in nano scale VLSI circuits. The interconnect structures in the first group are considered to be partially coupled identical lines. In this case, by choosing proper values for differen...
متن کاملSimulation Based Test Generation for Crosstalk Delay Faults in Asynchronous Sequential Circuits
A number of efforts have been recently devoted to fault modeling, fault simulation and test generation for asynchronous circuits (Shi and Makris 2004). Simulation based approach for testing gate delay faults in asynchronous sequential circuits was proposed by Sur-Kolay et al (2000). Shi and Makris (2006) have proposed a test method for path delay faults based on a design for test strategy. In s...
متن کاملReduction of Target Fault List for Crosstalk-Induced Delay Faults by using Layout Constraints
We propose a method of identifying a set of crosstalk induced delay faults which may need to be tested in synchronous sequential circuits. During the fault list generation 1) we take into account all clocking effects, and 2) infer layout information from the logic level description. With regard to layout constraints we introduce two methods, namely the distance based layout constraint and the c...
متن کاملMethodologies for Tolerating Cell and Interconnect Faults in FPGAs
The very high levels of integration and submicron device sizes used in current and emerging VLSI technologies for FPGAs lead to higher occurrences of defects and operational faults. Thus, there is a critical need for fault tolerance and reconfiguration techniques for FPGAs to increase chip yields (with factory reconfiguration) and/or system reliability (with field reconfiguration). We first pro...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2006
ISSN: 0278-0070
DOI: 10.1109/tcad.2006.881330